# Features

- High-performance, Low-power 8-bit AVR® Enhanced RISC Architecture
  - 120 Powerful Instructions
- Most Single Clock Cycle Execution
- Up to 48K bytes Flash Program Memory
  - Endurance: 10,000 Write/Erase Cycles
- Up to 48K bytes EEPROM User Memory

   Endurance: 100,000 Write/Erase Cycles
- Up to 2.5K bytes RAM
- Cryptoprocessor
  - Pre-programmed Functions for Cryptography and Authentication
- Supervisor Mode (Memory Management)
- ISO 7816 I/O Port
- Random Number Generator
- 16-bit Timer
- 2-level, 5-vector Interrupt Controller
- Security Features
  - Power-down Protection
  - Low-frequency Protection
  - High-frequency Filter
  - Logical Scrambling on Program Code
- Low-power Idle and Power-down Modes
- Bond Pad Locations Conform to ISO 7816
- V<sub>CC</sub>: 3.0V to 5.0V

# Description

The AT90SC series is a low-power, high-performance, 8-bit microcontroller with Flash program memory and EEPROM data memory, based on the AVR<sup>®</sup> enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the AT90SC achieves throughputs of 1 MIPS per MHz. Its Harvard architecture includes 32 general-purpose working registers directly connected to the ALU, allowing two independent registers to be accessed in one single instruction executed in one clock cycle.

Some products in the AT90SC family feature a cryptoprocessor: a 16-bit crypto engine dedicated to performing fast encryption or authentication functions (see table below). Additional security features include power and frequency protection logic, logical scrambling on program data and addresses, and memory accesses controlled by a supervisor mode.

The AT90SC family provides up to 96K bytes of Atmel's high-density, nonvolatile memory technology. The on-chip downloadable Flash allows the program memory to be reprogrammed in-system. This technology combined with the versatile 8-bit CPU on a monolithic chip provides a highly flexible and cost-effective solution to many smart card applications.

Device	Program Memory Flash Bytes	User Memory EEPROM Bytes	RAM Bytes	Crypto- processor
AT90SC1616C	16K	16K	1K	Yes
AT90SC3232	32K	32K	1.5K	No
AT90SC3232C	32K	32K	1K	Yes
AT90SC3220	32K	20K	1.5K	No
AT90SC248C	24K	8K	1K	Yes
AT90SC4848C	48K	48K	2.5K	Yes

#### Table 1. The AT90SC Family





Secure Microcontrollers for Smart Cards


# AT90SC Summary

Complete datasheet available under NDA

Rev. 1065BS-04/99



# **Block Diagram**



Note: 1. Only available on products featuring a cryptoprocessor.

# **Pin Description**

#### vcc

Supply voltage.

#### GND

Ground.

#### RST

Reset input. A low level on this pin for two clock cycles while the AT90SC is running resets the device. This pin includes an internal pull-up resistor.

### CLK

Clock input to internal clock operating circuit. This pin includes an internal pull-up resistor.

#### IN/OUT

IN/OUT is a single bit open drain bi-directional I/O port. This bi-directional pin includes a pull-up resistor.



# 8-bit RISC Microcontroller CPU: AVR

The AVR uses a Harvard architecture concept with separate memories and buses for program and data. The program memory is accessed with a two stage pipeline. While one instruction is being executed, the next instruction is prefetched from the program memory. This concept enables instructions to be executed in every clock cycle.

The fast-access register file concept contains 32 x 8 general purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one ALU operation is executed. Two operands are output from the register file, the operation is executed, and the result is stored back in the register file in one clock cycle.

The Timer and other I/O functions are located in the I/O memory space. The 64 addresses of the I/O memory space can be accessed directly as I/O registers or as memory space.

### **Memory Organization**

The AT90SC microcontrollers have the following memory organization, as shown in Figures 1 and 2.

Program memory:

- 16-bit addressable EEPROM user memory
- 16-bit addressable Flash program memory Data memory:
- 8-bit addressable EEPROM user memory
- 8-bit addressable SRAM shared between AVR and crypto engine
- · 8-bit registers addressable as data memory

The EEPROM is shared between program memory and data memory, depending on the mode. The portion of EEPROM dedicated to each function is flexible and varies according to the application.

Program memory is read-only in normal operation mode. Both Flash and EEPROM memory locations are directly addressable. The EEPROM memory locations follow the Flash memory in the program address space.

### **Program Memory**

The AT90SC microcontroller has separate address spaces for program memory and data memory. Up to 48K bytes of Flash program memory are available. Figure 1 shows the program memory.

### **Data Memory**


The AT90SC can directly address up to 64K bytes of data memory. The LOAD and STORE instructions access the whole data memory.


The AT90SC family also features 96 bytes of register and I/O space and up to 2.5K bytes of SRAM.


The I/O space of the RAM can be accessed by direct addressing.

The last page of the EEPROM user memory is an OTP memory.

#### Figure 1. The AT90SC Program Memory











# Flash Program Memory

- Page size of 64 bytes
- Minimum endurance of 10,000 write/erase cycles
- Data retention for a minimum of 10 years

The AT90SC contains up to 48K bytes of downloadable Flash memory for program storage. Since all instructions are 16-bit words, the Flash is organized as 16K x 16. The Flash memory is read-only except during the program download mode. This mode is selected by setting a bit in the memory control I/O register.

Once the Flash memory is loaded, a security feature disables the download function, making the writing of the Flash impossible.

### **EEPROM User Memory**

- Erasure and Writing:
  - Byte-by-byte
  - Bit mode
  - Page mode (64 bytes per page)
- Minimum endurance of 100,000 write/erase cycles
- · Data retention for a minimum of 10 years

The user memory is organized as up to 24K x 16. A write mode bit in the memory control register selects byte by byte or page mode. During the write cycle, a bit is set in the memory control register, disabling pending write operations. When the write cycle is finished, this bit is cleared and an interrupt request is generated.

In addition, the AT90SC features a pseudo bit mode which allows individual bits to be overwritten (one to zero).

# **OTP Memory**

The 64 bytes of OTP (One-Time Programmable) Memory are found at the top of the EEPROM address space.

# Cryptoprocessor

The cryptoprocessor is a 16-bit crypto engine dedicated to performing fast encryption or authentication functions. It is based on a parallel RISC architecture allowing most instructions to be performed in a single clock cycle. The crypto engine can run in parallel with the microcontroller. An internal 16 x 16 multiplier provides 32-bit results within one cycle.

The cryptoprocessor runs on its own internal clock.

The ROM stores the program code which contains the following catalog of functions:

- · Reset and self test
- Random Number Generation
- Exponentiation with CRT (241 to 1024)
- Exponentiation without CRT (241 to 1024)

Note: New algorithms such as DSA and elliptic curves are under development.

# **RAM Memory Sharing**

The cryptoprocessor and the AVR share the RAM memory as follows: when the cryptoprocessor is inactive, the entire RAM is accessed by the CPU. When the cryptoprocessor is active, it accesses 768 bytes of RAM and the CPU accesses the remaining RAM space.

### **Operational Modes**

The AT90SC features two operational modes:

- A **supervisor mode** with a privileged access to data, active when code is executed from Flash memory
- A **user mode** with data access restrictions, active when code is executed from EEPROM user memory

In user mode, direct read and write access to I/O registers and EEPROM is not allowed. Furthermore, a programmable zone in the RAM can be reserved for supervisor mode. Any attempt to access the I/O, EEPROM or reserved RAM area generates a maskable interrupt.

Also, any jump to the supervisor zone in user mode generates a non-maskable security interrupt. The AT90SC provides a supervisor call instruction to branch at a defined vector address of the supervisor zone.

This powerful hardware solution is specially designed to ensure full separation between applications. It provides secure protection against program dumping and secure data access control.



# **Security Features**

For security reasons the following list is not exhaustive.

- Shipping and Initialization are protected by a Transport Code
- Power-down/up protection
- Low-frequency protection against static analysis
- High-frequency filter against intrusion
- Unique serial number
- · Supervisor mode
- Secured test structure
- Logical scrambling
- Secure layout

### ISO 7816 I/O Port

The ISO 7816 I/O pin is controlled by the CPU. A low level or a negative edge detected on this pin generates an interrupt.

### Interrupt Controller

The AT90SC has a total of five interrupt vectors: security, I/O pin, timer, EEPROM end of write cycle and a cryptoprocessor interrupt.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt Mask Register located in the I/O memory space. This register also contains a global disable bit which disables all interrupts at once.

One priority level can be programmed in the Interrupt Priority register. A second priority level is given by the vector number.

The interrupt controller is able to memorize interrupts. It sends them to the microcontroller in the correct order according to their priority level.

### **Reduced Power Mode**

To exploit the power savings for smart cards available in CMOS circuitry, Atmel's microcontrollers have two software-invoked reduced power modes.

### Idle Mode

During Idle Mode, the CPU is disabled while all on-chip peripherals (RAM, I/O registers, timer and serial port) remain active. This mode is invoked by a SLEEP instruction and by an enabled bit in an I/O register. Idle Mode can be terminated by any enabled interrupt or by a hardware reset.

If a reset occurs during sleep mode, the CPU awakes and executes from the reset vector.

If an interrupt occurs, the CPU awakes and executes the interrupt routine, and resumes execution from the instruction following SLEEP.

### **Power-down Mode**

During Power-down Mode, the clock is frozen. The on-chip RAM and I/O registers retain their values until Power-down Mode is terminated. The SLEEP instruction forces this mode. Exit from Power-down can be initiated either by a hardware reset or by the enabled external interrupt. Reset redefines the I/O registers but does not change the on-chip RAM. The I/O registers keep their value if the exit from Power-down is generated by an external interrupt.

### **Download Mode**

The AT90SC microcontroller has a special mode which allows the Flash to be written for new software download. The new software is loaded through the ISO port and written into the Flash memory. This download mode is software controlled, so if the software in use does not contain the download facility, no new program can be loaded. If the product contains only Flash for the code, during program download (OS or application) the code is fetched from the EEPROM.

### Timer

The AT90SC provides a 16-bit general timer with prescaler. The timer can run on a 16-bit counter or on an 8-bit counter with auto-reload mode. The two different prescaler selections are CLK or CLK/32.





# **The Instruction Set**

All members of the AT90SC series execute the same instruction set. The 16-bit instruction set provides a variety of fast addressing modes to facilitate byte and word operations on small data structures. The instruction set supports 32 general-purpose registers.

### Addressing mode

The AT90SC AVR RISC microcontroller supports powerful and efficient addressing modes for access to program and data memory:

- Direct I/O addressing
- · Direct Register addressing with one or two registers
- Data direct: Operand address is specified by a 16-bit code
- Indirect address data: Operand address is a 16-bit register
- Indirect data with displacement: Operand address is a 16-bit register with a 6-bit offset
- Indirect data with pre-decrement and post-increment: Operand address is a 16-bit register
- Access to program memory: Operand address is a 16-bit register for access in byte LPM instruction
- Indirect program addressing: Operand address is a 16-bit register for IJMP and ICALL
- Relative program addressing: Operand address is a 16-bit PC with an offset of -2048 to +2047
- Direct program addressing

### Instruction type

- Data Transfers
  - From/to internal I/O, RAM, Registers
  - From/to internal EEPROM
  - From Flash
- Arithmetic and logical Instruction
  - Manipulation, one or two registers
  - Manipulation, constant and register
- Boolean Instruction
  - Manipulation and test on bit
- · Branch instruction
  - Relative branch
  - Indirect branch
  - Conditional skip
  - Unconditional branch
  - Conditional branch
  - Subroutine call and return
  - Interrupt return

# **Master Clock generation**

The master clock of the CPU is generated by the external ISO 7816 clock.

AT90SC

# **DC/AC Characteristics**

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>cc</sub>	Supply voltage		2.7		5.5	V
F <sub>osc</sub>	Clock input frequency		0.5		6	MHz
T <sub>CYC</sub>	CPU cycle time			1/F <sub>OSC</sub>		ns
V <sub>IH</sub>	Input high voltage, INOUT, CLK, RST	$I_{IH} = \pm 50 \ \mu A$	2.0		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input low voltage, INOUT, CLK, RST	I <sub>IL</sub> = -50 μA	-0.3		0.8	V
V <sub>OH</sub>	Output high voltage INOUT	I <sub>OH</sub> = -1 mA	2.4		V <sub>CC</sub> + 0.3	V
		I <sub>OH</sub> = -50 μA	V <sub>CC</sub> - 0.5		V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output low voltage INOUT	I <sub>OL</sub> =2 mA	-0.3		0.45	V
		I <sub>OL</sub> = 500 μA	-0.3		0.3	
T <sub>R</sub>	Output rise time	V <sub>CC</sub> = 3.3		10		μs
		V <sub>CC</sub> = 3.3 RPU = 10K Ω		1		μs
T <sub>F</sub>	Output fall time	V <sub>CC</sub> = 3.3		20		ns

Notes: 1. A 200K Ohm pull-up resistor has been added to all the input ports.

2. A Schmitt trigger has been added to all the input ports to improve noise immunity.

Example of some cryptographic function speeds:

512-bit decoder with CRT60 ms1024-bit decoder with CRT210 ms





### **Atmel Headquarters**

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

#### Europe

Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686-677 FAX (44) 1276-686-697

#### Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

### **Atmel Operations**

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

### *Fax-on-Demand* North America: 1-(800) 292-8635 International: 1-(408) 441-0732

*e-mail* literature@atmel.com

Web Site http://www.atmel.com

*BBS* 1-(408) 436-4309

#### © Atmel Corporation 1999.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing <sup>®</sup> and/or <sup>™</sup> are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.

